Microprocessor Architectures

1.1 Intel
1.2 Motorola
1.1 Intel

The Early Intel Microprocessors

The first microprocessor to appear in the market was the Intel 4004, a 4-bit data bus device. This device was followed by the 8008, which had an 8-bit data bus.

Two more 8-bit microprocessors (reference to the number of bits usually refers to the data bus unless stated otherwise), the 8080 and 8085 were introduced in the mid-1970s. These two devices could address only $2^{16}$ memory locations.

The 80X86 Family of Microprocessors

Since its introduction in 1978, the so-called X86 architecture has undergone five major evolutionary stages. The term architecture in relation to microprocessors refers to the internal design and organization of the device.

The first generation of the 80X86 family includes the 8086, the 8088, and the 80186. Next, came the 80286, followed by the 80386, and then the 80486. The Pentium is the fifth generation Intel microprocessor. Each generation built upon the basic concept of the first additional features and improved performance.

Intel 8086/8088 and 80186

✓ Introduced in 1978, the 8086 was the first 80X86 family and is the basis for all Intel microprocessors that followed.

✓ The 8086 was a 16-bit microprocessor (16-bit data bus) and represented a significant departure from the earlier 8-bit devices.

✓ Owned 20 address lines (allowing $2^{20}$ memory locations to be accessed).

✓ The various versions of the 8086 operated at clock frequencies of 5, 8, or 10MHz.

✓ The 8088 is essentially an 8086 with the 16-bit internal data bus multiplexed down to an 8-bit external bus. It was intended to meet the demand for applications in simpler 8-bit systems and was used in the original IBM personal computer (PC).

✓ The 80186 is an 8086 with several support functions such as clock generator, system controller, interrupt controller, and direct memory access (DMA) controller integrated on the chip. An increased clock frequency of 12.5MHz was added and the 5MHz available in the 8086/8088 was dropped, resulting in a selection of 8, 10, or 12.5MHz.

Intel 80286

✓ Introduced in 1982, the memory addressing capability was increased to 24 address lines.

✓ First Intel processor to include an advanced mode of operation (used in the next generations of microprocessors): protected mode. This mode allows access to additional memory locations and advanced programming features.

✓ It operates at the same clock frequencies as the 80186.
**Intel 80386**
- Introduced in 1985, it was the first 32-bit Intel microprocessor (32-bit data bus + 32-bit address bus).
- The first Intel microprocessor to use instruction pipelining.
- All 80386 versions can operate in conjunction with math (floating-point) co-processors.
- More economical versions: 80386SX and 80386SL, in which the data bus is multiplexed down to 16 bits and the address bus down to 24 bits.
- Versions that operate at clock frequencies of 16, 20, 25 and 33MHz are available.

**Intel 80486**
- Introduced in 1989, it incorporates an 8Kbytes cache memory (shared for data and instruction).
- The first Intel processor to present an internal floating point unit (FPU).
- Different versions operate at clock frequencies from 25 to 100MHz (Intel 80486 DX4).

**Pentium**
- Introduced in 1993, retains the 32-bit address bus of the 80486 but doubles the data bus to 64 bits.
- Presents two 8Kbytes cache memories (one for instruction, one for data).
- Dual pipeline method, known as superscalar architecture.
- At present, frequencies up to 1.75GHz, 20-stage pipeline, and 3-level cache memory architectures (Itaniun).
1.2 Motorola

The Early Motorola Microprocessors
The first microprocessors from Motorola were all 8-bit devices (8-bit data bus). The 6800 appeared in 1975 with a clock frequency of 2MHz and capable of addressing 64 Kbytes of memory with a 16-bit address bus.

In the 6802, a 128Kbytes RAM was added for use in the place of some registers. The clock frequency was increased in the 6803 to 3.58MHz, and a UART (Universal Asynchronous Receiver/Transmitter) was added for serial communications.

The last of the 8-bit microprocessors was the 6809 which offered an enhanced instruction set including a multiply instruction.

All of the 8-bit devices retained the 16-bit address bus.

The 680X0 Family of microprocessors
The Motorola 680X0 family of microprocessors is split into five generations. It was started in 1978, with the MC68000, and was concluded in 1994 with the MC68060. The PowerPC family is the sixth generation of Motorola microprocessors.

<table>
<thead>
<tr>
<th>Product</th>
<th>Processor Speed (MHz)</th>
<th>Performance_1 (MIPS)</th>
<th>Cache-L1 Inst/Data</th>
<th>Bus Interface (Bits)</th>
<th>Memory</th>
<th>V Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>MC68060</td>
<td>50, 66, 75</td>
<td>110</td>
<td>8K</td>
<td>32-Bit</td>
<td>MMU</td>
<td>3V, 5V tolerant I/O</td>
</tr>
<tr>
<td>MC68040</td>
<td>25, 33, 40</td>
<td>44</td>
<td>4K</td>
<td>32-Bit</td>
<td>On-Chip MMU</td>
<td>3.3V, 5V</td>
</tr>
<tr>
<td>MC68030</td>
<td>16, 20, 25, 33, 40, 50</td>
<td>18</td>
<td>256 Bytes</td>
<td>32-Bit, Dynamic</td>
<td>On-Chip MMU</td>
<td>-</td>
</tr>
<tr>
<td>MC68020</td>
<td>12, 16, 20, 25, 33</td>
<td>10</td>
<td>256 Byte I-Cache</td>
<td>32-Bit, Dynamic</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>MC68000</td>
<td>8, 10, 12, 16, 20</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>3.3V, 5V</td>
</tr>
</tbody>
</table>
Motorola 68000

✓ Introduced in 1978.
✓ The RAM-based register concept used in some of the 8-bit devices was abandoned in favor of 16 general-purpose registers.
✓ The industry's lowest cost 32-bit microprocessor.
✓ The **MC68HC000** is a CMOS version of the original MC68000. The MC68EC000 version provides a lower cost 68000 solution. The **MC68SEC000** version provides a static, low power implementation consuming only 15.0mA in normal 3.3V operation and 0.5mA in static standby mode.
✓ 32 Bit Data and Address Registers.
✓ 24 address lines. 16 Mbytes Direct Addressing Range.
✓ 56 Powerful Instructions. 14 Addressing Modes.
✓ 2 MIPS at 20MHz.
✓ Available in 8, 10, 12, 16 & 20 MHz speeds.
Motorola 68020

- The MC68020 provides a code-compatible upgrade path from the MC68000.
- The **MC68EC020** offers slightly reduced functionality at a lower cost.
- Motorola entered the world of 32-bit microprocessors with the 68020. 4 Gbytes Direct Linear Address Space.
- It featured a 256-byte cache memory for instructions, an innovative feature at that time.
- 10 MIPS @ 33 MHz.
- Available in 12, 16, 20, 25, and 33 MHz.
- **MC68EC020** Available in 16 and 25 MHz.
Motorola 68030

- Another 256-byte cache was added for data.
- Internal Harvard Architecture.
- On-Chip Memory Management Unit (MC68030).
- Burst Memory Interface.
- The MC68EC030 offers a lower cost embedded solution by removing the memory management unit.
- 18 MIPS @ 50MHz.
- Available in 16, 20, 25, 33, 40, and 50 MHz.
- MC68EC030 Available in 25 and 40 MHz.
Motorola 68040

✓ The data and instruction caches (separated) were increased to 4kbytes each.
✓ Internal Harvard Architecture.
✓ On-Chip Memory Management Unit.
✓ Burst Memory Interface.
✓ On-chip math coprocessor (floating point unit) was added in the 68040.
✓ 44 MIPS @ 40 MHz.
✓ Available in 25, 33, and 40 MHz.
✓ MC68040V is a Low Power (3.3V) Version of MC68LC040.
Motorola 68060

- The MC68060 offers superscalar integer performance.
- The MC68060 comes fully equipped with both a floating-point unit (FPU) and a memory management unit (MMU) for high-performance embedded control applications.
- Executes Three Instructions per Clock.
- Dual 8K On-Chip Caches.
- The top clock frequency is 66MHz.
- For cost-sensitive embedded control and desktop applications where an MMU is required, but the additional cost of a FPU is not justified, the MC68LC060 offers high performance at a low cost. Specifically designed for low-cost embedded control applications, the MC68EC060 eliminates both the FPU and MMU.
- Branch Cache Reduces Branches to Zero Cycles.
- Bus Snooping.
- Power Management.
- Available in 50 MHz Speed (MC68060, MC68LC060).
- Available in 66 and 75 MHz Speeds (MC68EC060).
PowerPC 601/601v

✓ **The PowerPC 601/601v Microprocessor:** The PowerPC 601 microprocessor is the first 32-bit implementation of the PowerPC Reduced Instruction Set Computer (RISC) architecture. The PowerPC 601 microprocessor provides high levels of performance for desktop, workstation, and symmetric multiprocessing computer systems and offers design flexibility through operation at either 2.5 volts (601v) or 3.6 volts (601).

✓ **Superscalar Microprocessor:** The PowerPC 601 microprocessor is a superscalar design capable of issuing and retiring three instructions per clock. Instructions issue to multiple execution units, execute in parallel, and can complete out of order, while preserving program correctness. The PowerPC 601 integrates three execution units: an integer unit (IU), a branch processing unit (BPU), and a floating-point unit (FPU). It also incorporates a memory management unit (MMU), a unified instruction and data cache, a real-time clock (RTC), and on-chip test capability. The ability to execute multiple instructions in parallel and the use of simple instructions with rapid execution times yield maximum efficiency and throughput for PowerPC systems.

✓ **Cache and MMU Support:** The PowerPC 601 microprocessor includes an on-chip, 32-Kbyte, eight-way set-associative, physically addressed, unified (instruction and data) cache. An on-chip MMU contains 256-entry, two-way set-associative, unified (instruction and data) translation lookaside buffer (UTLB) and provides support for demand paged virtual memory address translation and variable-sized block translation.

✓ **Flexible Bus Interface:** The PowerPC 601 microprocessor has a high bandwidth, 64-bit data bus and a separate 32-bit address bus. The interface protocol allows multiple masters to access system resources through a central external arbiter. Additionally, on-chip snooping logic maintains cache coherency in multiprocessor applications.

### PowerPC 601 Major Features:

**Specifications Summary**

- 32-Kbyte unified cache
- Superscalar-3 instructions per clock
- Multiple execution
- 64-bit data bus
- L2 cache
- Power consumption: Full operation - 10 watts maximum at 80 MHz

**Technology**

- 3.6-volt implementation
- 0.6-micron static CMOS technology
- 120 mm² die size
- 2.8 million transistors Packaging
- 304 CQFP
PowerPC 601v Major Features:

Specifications Summary
✓ 32-Kbyte unified cache
✓ Superscalar-3 instructions per clock
✓ Multiple execution
✓ 64-bit data bus
✓ L2 cache
✓ Power consumption: Full operation - 6 watts maximum at 100 MHz

Technology
✓ 2.5-volt implementation with 5-volt I/O
✓ 0.5-micron static CMOS technology
✓ 74 mm2 die size
✓ 2.8 million transistors
✓ 304 CQFP
PowerPC MPC7450

✓ The MPC7450 PowerPC microprocessor is a high-performance, low-power, 32-bit implementation of the PowerPC RISC architecture with a full 128-bit implementation of Motorola's AltiVec technology. This microprocessor is ideal for leading edge computing, embedded network control, and signal processing applications. The MPC7450 has a new, deeper, seven-stage pipeline with two additional execution units. The L2 cache has been integrated onto the die for greater speed, and supports a large backside L3 cache with a 64-bit datapath. The MPC7450 offers increased address space and high-bandwidth MPX bus with minimized signal setup times and reduced idle cycles to increase bus bandwidth to a maximum speed of 133 MHz. MPC7450 processors offer single-cycle throughput double precision floating-point performance and full symmetric multiprocessing (SMP) capabilities. Finally, the MPC7450 is software-compatible with existing PowerPC 603e, 750, 7400 and 7410 processors and exploits the full potential of AltiVec technology.

✓ The MPC7440 PowerPC processor is a low-power version of the high performance MPC7450. This microprocessor is a small, 360-pin package that does not include the backside L3 cache. It has a core voltage of 1.5 V and is available at speeds of 600 and 700 MHz.

✓ Superscalar Microprocessor: MPC7450 microprocessors feature a high-frequency superscalar PowerPC core, capable of issuing four instructions per clock cycle (three instructions + branch) into eleven independent execution units:
  - Four integer units (3 simple + 1 complex)
  - Double-precision floating-point unit
  - Four AltiVec units (simple, complex, floating, and permute)
  - Load/store unit
  - Branch processing unit

✓ Cache and MMU Support: The MPC7450 microprocessor has separate 32KB, physically addressed instruction and data caches. Both L1 caches feature cache way locking and are eight-way set associative. For greater speed, the L2 cache has been integrated on-chip with a 256-bit interface to L1 which operates at processor frequency. This L2 is 256KB eight-way set associative. L2 cache access is fully pipelined. The MPC7450 also supports an L3 cache interface with on-chip tags to support up to 2MB of off-chip cache. The L3 data bus is 64-bits wide, provides multiple SRAM options, and affords critical quad-word forwarding to reduce latency. The off-chip L3 storage can also be configured as a local addressable memory. Finally, in addition to supporting hardware table searching on a TLB miss, the MPC7450 can be configured for software table searching. In this case, TLB entries are loaded by the system software. The MPC7450 microprocessor contains separate memory management units for instructions and data, supporting 4 Petabytes (252) of virtual memory and up to 64 Gigabytes (236) of physical memory. The MPC7450 also has four-instruction block address translation and four data block address translation registers.

✓ MPX Bus Interface: MPC7450 microprocessors support the MPX bus protocol with a 64-bit data bus and a 32- or 36-bit address bus. Support is included for burst, split, pipelined and out-of-order transactions, in addition to data streaming, and data intervention (in SMP systems). The interface provides snooping for data cache coherency. The MPC7450 implements the cache coherency protocol for multiprocessing support in hardware, allowing access to system memory for additional caching bus masters, such as DMA devices.

✓ Power Management: MPC7450 microprocessors feature a low-power 1.8-volt design with three power-saving user-programmable modes (nap, doze (with bus snoop) and sleep) which progressively reduce the power drawn by the processor. The MPC7450 also provides a thermal assist unit and instruction cache throttling for software-controllable thermal management.
✓ AltiVec Technology: The AltiVec technology expands the capabilities of Motorola's fourth generation PowerPC microprocessors by providing leading-edge, general purpose processing performance while concurrently addressing high-bandwidth data processing and algorithmic-intensive computations in a single-chip solution. AltiVec technology:

- Meets the computational demands of networking infrastructure such as echo cancellation equipment, and base station processing.
- Enables faster, more secure encryption methods optimized for the SIMD processing model.
- Provides compelling performance for multimedia-oriented desktop computers, desktop publishing, and digital video processing.
- Enables real-time processing of the most demanding data streams (MPEG-2 encode, continuous speech recognition, real-time high-resolution 3D memory for 3D graphics.)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>533, 667, 733 and 867 MHz</td>
<td>133</td>
<td>64</td>
<td>32/32</td>
<td>256</td>
<td>1 or 2</td>
<td>14.0 @ 533 MHz</td>
<td>17.0 @ 533 MHz</td>
<td>483 CGBA</td>
<td>0.18 micron 6LM CMOS</td>
<td>1.8</td>
<td>1.8, 2.5</td>
<td>1324 Drystone 2.1 @ 733 MHz</td>
</tr>
</tbody>
</table>

Data Sheets

<table>
<thead>
<tr>
<th>ID</th>
<th>Name</th>
<th>Format</th>
<th>Size K</th>
<th>Rev #</th>
<th>Date Last Modified</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPC7450EC</td>
<td>MPC7450 RISC Microprocessor Hardware Specifications</td>
<td>pdf</td>
<td>1296</td>
<td>3</td>
<td>6/22/2001</td>
</tr>
</tbody>
</table>

Fact Sheets

<table>
<thead>
<tr>
<th>ID</th>
<th>Name</th>
<th>Format</th>
<th>Size K</th>
<th>Rev #</th>
<th>Date Last Modified</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPC7450FACT</td>
<td>MPC7450FACT High Performance, Low-Power 32-Bit PowerPC RISC Microprocessor</td>
<td>pdf</td>
<td>2497</td>
<td>1.0</td>
<td>7/18/2001</td>
</tr>
<tr>
<td>ALTIVECFACT</td>
<td>AltiVec Technology Motorola's High-Performance Vector Parallel Processing Expansion to the PowerPC Architecture</td>
<td>pdf</td>
<td>284</td>
<td>0</td>
<td>1/01/1998</td>
</tr>
<tr>
<td>ALTIVECWP</td>
<td>Motorola's AltiVec Technology</td>
<td>pdf</td>
<td>171</td>
<td>0</td>
<td>1/01/1998</td>
</tr>
</tbody>
</table>

Miscellaneous

<table>
<thead>
<tr>
<th>ID</th>
<th>Name</th>
<th>Format</th>
<th>Size K</th>
<th>Rev #</th>
<th>Date Last Modified</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPC7450TS</td>
<td>MPC7450 Technical Summary</td>
<td>pdf</td>
<td>351</td>
<td>0</td>
<td>5/14/2001</td>
</tr>
</tbody>
</table>
### Reference Manuals

<table>
<thead>
<tr>
<th>ID</th>
<th>Name</th>
<th>Format</th>
<th>Size K</th>
<th>Rev #</th>
<th>Date Last Modified</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALTIVECPIM</td>
<td>AltiVec Technology Programming Interface Manual</td>
<td>pdf</td>
<td>2195</td>
<td>0</td>
<td>6/01/1999</td>
</tr>
<tr>
<td>MPC7450UM</td>
<td>MPC7450 RISC Microprocessor Users Manual</td>
<td>pdf</td>
<td>9308</td>
<td>0</td>
<td>3/29/2001</td>
</tr>
<tr>
<td>MPC7450UM_CH</td>
<td>Additional options for downloading the MPC7450 RISC Microprocessor Users Manual</td>
<td>html</td>
<td>6</td>
<td>0</td>
<td>3/29/2001</td>
</tr>
<tr>
<td>MPC7450UM_ZIP</td>
<td>MPC7450 Users Manual (Compressed)</td>
<td>zip</td>
<td>3064</td>
<td>0</td>
<td>3/29/2001</td>
</tr>
</tbody>
</table>

### Reports or Presentations

<table>
<thead>
<tr>
<th>ID</th>
<th>Name</th>
<th>Format</th>
<th>Size K</th>
<th>Rev #</th>
<th>Date Last Modified</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPCCPUSUMM</td>
<td>PowerPC CPU Summary</td>
<td>pdf</td>
<td>9</td>
<td>-</td>
<td>3/21/2001</td>
</tr>
</tbody>
</table>

### White Paper

<table>
<thead>
<tr>
<th>ID</th>
<th>Name</th>
<th>Format</th>
<th>Size K</th>
<th>Rev #</th>
<th>Date Last Modified</th>
</tr>
</thead>
</table>